Search	L No.	Hits	Text Search	Data Bases		
			("257/40,77,288,296,321,324,325,327,3			
	l	1	50,368,374,410,501,506,507,508,520,52		USPAT; US-PGPUE	
	ł		4,635,636,639,640,643,646,647,649,709		EPO; JPO; DERWEN	
IS&R	Li	9265	").CCLS.	8/8/01 9:51	IBM TDB	
					USPAT; US-PGPUE	
	}	1	1		EPO; JPO; DERWEN	
BRS	L2	7310	I and (layer layering barrier)	8/8/01 9:55		
			2 and (si02 sin sic sich (silicon adj		USPAT; US-PGPUE	
	l		oxide) (silicon adj nitride) (silicon adj	1	EPO; JPO; DERWEN	
BRS	L3_	3560	carbide))	8/8/01_9:57	IBM TDB	
					USPAT; US-PGPUE	
	1	1		)	EPO; JPO; DERWEN	
BRS	L4	1936	3 and dielectric	8/8/01 9:58		
	Ţ				USPAT; US-PGPUE	
		1	4 and (non-uniform\$3 nonuniform\$3		EPO; JPO; DERWEN	
BRS	L5	461	mixture (random\$2 adj distribut\$3))	8/8/01 10:00	IBM TDB	
					USPAT; US-PGPUE	
	ì	1	1	1	EPO; JPO; DERWEN	
BRS	L6	49	5 and (diffusion adj barrier)	8/8/01 10:00	IBM TDB	
				i l		

USPAT	Date	Page	Title	Cl/Sub	Cl/Sub	Inventor
					257/751; 257/915;	
				ľ	428/332 ; 428/650 ;	
	j				428/660 ; 428/688 ;	i
US 5726497 A	19980310	8	Upward plug filled via hole device	257/758	428/704	Chao, Ying-Chen, et al.
			Silicon carbide metal diffusion barrier			
US 5818071 A	19981006	5	layer	257/77	257/55 ; 257/63	Loboda, Mark Jon, et al.
	1		Composite memory material comprising	1		1
	1		a mixture of phase-change memory		257/4; 257/5;	Czubatyj, Wolodymyr, et
US 5825046 A	19981020	12	material and dielectric material	257/2	257/77; 365/163	al.
03 3823040 A	17761020	12	Sealed semiconductor chip and process			
l	l		for fabricating sealed semiconductor		257/640 ; 257/641 ;	
US 5856705 A	19990105	15	chip	257/758	257/760 : 257/786	Ting, Chiu H.
00 3030103 11	1,7,7,0,103		Semiconductor interconnect structure			
	}		with air gap for reducing intralayer	1		
	}		capacitance in metal layers in damascene			
US 5949143 A	19990907	7	metalization process	257/758	257/522	Bang, David
US 6008540 A	19991228	24	Integrated circuit dielectric and method	257/758	257/3 ; 257/642	Lu, Jiong-Ping, et al
US 6008340 A	19991228		Integrated circuit dielectric and inchiod	2311130	257/758; 257/760;	24, 110.18 1 11.18 , 11 11.1
}			Self aligned dual damascene process and		257/761 ; 257/776 ;	
1	4		structure with low parasitic	ļ	438/618 ; 438/622 ;	}
US 6133144 A	20001017	11	capacitance	438/634	438/624 ; 438/638	Tsai, Ming-Hsing, et al.
03 0133144 A	20001017		Forming submicron integrated-circuit		257/642; 257/751;	
			wiring from gold, silver, copper and		257/759; 257/761;	
US 6208016 B1	20010327	12	other metals	257/643	257/762	Farrar, Paul A.
00 0200010 21					257/700 ; 257/736 ;	
	1				257/748 ; 257/750 ;	
	į.				257/758; 257/764;	
US 6239494 B1	20010529	6	Wire bonding CU interconnects	257/762	257/765 ; 257/771	Besser, Paul R., et al.
					257/751; 257/752;	
US 6249055 B1	20010619	12	Self-encapsulated copper metallization	257/758	257/762 ; 257/765	Dubin, Valery

					257/751; 257/757; 257/759; 257/768;	
US 6255731 B1	20010703	25	SOI bonding structure	257/758		Ohmi, Tadahiro, et al.
					257/297; 257/298;	
<b>\</b>				1	257/300; 257/303;	
	Į.				257/305 ; 257/309 ;	
			Semiconductor device capacitor using a	ľ	257/310; 257/311;	į
			fill layer and a node on an inner		361/303 ; 361/306.3	<b>[</b> .
US 6265740 B1	20010724	8	surface of an opening	257/296	; 361/311	Kim, Jin-won
1					257/762; 257/763;	
1	1		Method and material for integration of	1	438/623 ; 438/624 ;	•
US 6265779 B1	20010724	17	fuorine-containing low-k dielectrics	257/759	438/643 ; 438/644	Grill, Alfred, et al.
			Method for fabricating conductive components in microelectronic devices		257/637 ; 257/640 ;	
US 6271593 B1	20010807	13	and substrate structures therefor	257/752	257/758 ; 257/760	Givens, John H., et al.

	Туре	L#	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	351	(diffusion adj barrier) and nitrid\$6 and silicon and hydrogen and carbon		2001/08/09 11:54
2	BRS	L2	5	1 and organosilane		2001/08/09 12:01
3	BRS	L3	41	1 and densif\$5	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB	2001/08/09 12:02
4	BRS	L4	41	1 and densif\$6	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB	2001/08/09 12:02